🕔 Call For Paper — Vol. 13 | Issue 10 | October-2026 | Deadline: 26-Oct-2026
Track Paper Submit Paper Home
📢 NOTICE
DOI will be assigned to every published paper at no additional charge. 📢 Call for Papers — Volume 13, Issue 10 (October 2026) | Submission Deadline: October 26, 2026 | Rapid peer review: 2–3 days | Impact Factor: 7.37 (SJIF 2026)

Paper Details

📄 IJAERD-OJS-0275

Novel Memristor Logic Gates: A New Paradigm In Electronics

Author(s):Deepa A, SRS Prabaharan
Institution:School of Electronics Engineering, VIT University, Chennai
Published In:Vol. 1, Issue 6 — June 2014
Page No.:477-482
Domain:Engineering
Type:Research Paper
ISSN (Online):2348-4470
ISSN (Print):2348-6406
Abstract

Memristor is referred to as a non-linear resistor. Memristor changes its state according tothe amount of current passing through its terminals. Even though the electrical bias is removed, thememristor retains its state. It is the leading candidate for future solid state memories as well as logicapplications. This paper focuses on implementation of basic logic gates using memristors. A logicgate can be described as a physical device through which Boolean function is implemented. As acase study flip-flops are implemented.

🗎 Download PDF 🏆 Get Certificate
🕮 How to Cite

Deepa A, SRS Prabaharan, “Novel Memristor Logic Gates: A New Paradigm In Electronics”, International Journal of Advance Engineering and Research Development (IJAERD), Vol. 1, Issue 6, pp. 477-482, June 2014.

Related Papers

📄 Submit Your Paper

Open Access • Peer Reviewed • CrossRef DOI
UGC Approved • Monthly Publication

Submit Now →
📅 Submission Deadline
26 Oct 2026
Vol. 13 | Issue 10
October-2026